系所成員   FACULTY
彭盛裕(114.8.1新進)
教授
組 別:電機甲
辦公室:ED528-6
實驗室:EE222B
電 話:31407
EMAIL:speng[at]nycu.edu.tw
學經歷

學歷
博士 Ph.D.

    美國喬治亞理工學院電機暨電腦工程學院   
碩士 M.S.
    美國康乃爾大學電機暨電腦工程研究所      
碩士 M.S.
    國立臺灣大學電機工程研究所電子電路組   
學士 B.S.
    國立臺灣大學電機工程學系                         
 

經歷

國立陽明交通大學電機工程學系     教授
國立臺灣科技大學電機工程系          教授
國立臺灣科技大學電機工程系          副教授
國立臺灣科技大學電機工程系          助理教授
MaxLinear Inc., CA, U.S.A.                    射頻工程師
GTronix Inc., CA, U.S.A.                         類比設計工程師
行政院原子能委員會核能研究所     研究助理
中華民國海軍新兵訓練中心               少尉電子官區隊長
 
研究專長
類比混訊積體電路設計
感測器介面電路設計
生醫感測及深腦刺激電路與系統
認知運算晶片設計
人工智能系統開發與應用
能量擷取與電源管理積體電路設計
低識別化感測器與人工智慧演算法之生醫感測應用

 
研究成果

榮譽

個人榮譽

  1. 2025年榮獲「國立臺灣科技大學」:『113學年度傑出研究奬』。
  2. 2025年榮獲中華工程教育學會(IEET)所頒發之『2025年教學傑出獎』。
  3. 2025年參與臺灣大學心理學系賴文崧教授研究團隊以「治療多重系統退化症的新希望」榮獲2024年度國家新創精進獎
  4. 2023年榮獲「國立臺灣科技大學」:『111學年度研究優良獎(產學類)』。
  5. 2024年榮獲「國立臺灣科技大學」:『112學年度教學優良獎』。
  6. 2023年榮獲「國立臺灣科技大學」:『111學年度教學優良獎』。
  7. 2023年獲選社團法人臺灣生醫電子工程協會第六屆理事。
  8. 2023年參與教育部『智慧晶片系統與應用跨校教學聯盟-模組教材發展計畫』,榮獲『智慧晶片系統整合推動聯盟』之『示範模組教材』。
  9. 2022年參與臺灣大學醫學院附設醫院劉宏輝教授研究團隊以「難治型癲癇症治療新策略:預測癲癇並運用封閉式深層腦刺激術」榮獲「第十九屆國家新創獎」之『臨床創新獎』。
  10. 2022年榮獲「國立臺灣科技大學」:『110學年度教學優良獎』。
  11. 2022年參與教育部『智慧晶片系統與應用跨校教學聯盟-模組教材發展計畫』,榮獲『智慧晶片系統整合推動聯盟』之『示範模組教材』。
  12. 2014年榮獲國立臺灣科技大學103學年度『優良輔導老師』。
  13. 2013年榮獲國立臺灣科技大學102學年度『教學優良獎』。
學生競賽榮譽
  1. 2025年指導學生以「適用於邊緣感測平台之創新類比閘控循環單元神經網路架構與電路實現」參與2025年經濟部「智慧創新大賞」獲學生組IC設計類『銀牌』。
  2. 2019年與工業技術研究院合作以「鮮度感測器」參加「光寶創新獎」獲得技術創新組『銀賞』
  3. 2013年指導博士班與碩士班學生參與國立臺灣大學「高階量測儀器基礎技術研發中心」所主辦之102學年「運用於高階量測儀器之積體電路設計競賽」 榮獲類比電路設計組之『特優』。
學生論文獎榮譽
  1. 2025年指導碩士班學生以「A Single-Inductor Thermoelectric Energy Harvesting Interface with Integrated Cold Start-up, MPPT, and Energy Reuse Circuitries論文榮獲第36屆超大型積體電路設計暨計算機輔助設計技術研討會(VLSI Design/CAD 2025)Analog & RF領域『Best Paper Award第一名
  2. 2023年指導博士班與碩士班學生以「A Current Adaptation Buffer Amplifier with Transient Enhancement論文榮獲第34屆超大型積體電路設計暨計算機輔助設計技術研討會(VLSI Design/CAD 2023)Analog & RF領域『Best Paper Award』。
  3. 2022年指導博士班與碩士班學生以「A Buffer Amplifier with Self-Adapted Current for Biomedical Applications論文榮獲第33屆超大型積體電路設計暨計算機輔助設計技術研討會(VLSI Design/CAD 2022)Analog & RF領域『Best Paper Award』。
  4. 2025年指導碩士班學生李修竹同學以碩士論文「嵌入式類比快閃記憶體之低功耗智能感測電路與系統」榮獲IEEE Taipei Section 2024年『最佳碩士論文獎』。
  5. 2025年指導碩士班學生林亭汝同學以碩士論文「邊緣應用之門控循環單元網路之積體電路設計與驗證」榮獲「臺灣生醫電子工程協會最佳碩士論文優等奬」。
  6. 2025年指導碩士班學生林柏維同學以碩士論文「具有三種模式之雙輸入單電感多輸出熱電能量擷取系統」榮獲「國際工程與科技學會中華民國分會IET 113年度博碩士論文獎」:『碩士論文優等獎』。
  7. 2025年指導碩士班學生余心豪同學以碩士論文「具有最大功率點追蹤和能量再利用之雙輸入單電感多輸出之能量擷取接面積體電路設計」榮獲「臺灣生醫電子工程協會最佳碩士論文佳作奬」。
  8. 2025年指導碩士班學生洪任勇同學以碩士論文「應用於生醫訊號感測之雙旁通窗逐漸逼近式轉換器暨適用於類比數位轉換器之具有自適應電源電流高效率輸入驅動器電路設計」榮獲「臺灣生醫電子工程協會最佳碩士論文佳作奬」。
  9. 2023年指導碩士班學生許庭瀚同學以碩士論文「高解析度及低功耗之逐漸逼近式類比數位轉換器積體電路設計與驗證」榮獲「TIEEE 第十一屆最佳博碩士論文獎」:『碩士論文應用組佳作獎』;以及榮獲「國際工程與科技學會中華民國分會IET 111年度博碩士論文獎」:『碩士論文佳作獎』。
  10. 2023年指導碩士班學生白有亘同學以碩士論文「多通道雙向電流模式可編程功能性電刺激系統晶片與單電感雙輸出降壓轉換器設計」榮獲「TIEEE 第十一屆最佳博碩士論文獎」:『碩士論文應用組佳作獎』;以及榮獲「臺灣生醫電子工程協會TWEMBA」:『碩士論文佳作獎』。
  11. 2020年指導碩士班學生方冠鈞同學以碩士論文「適用於雷達系統以及生醫感測系統之資料轉換器電路設計」榮獲「臺灣生醫電子工程協會」:『碩士論文獎佳作獎』;榮獲「臺灣電機電子工程學會TIEEE第十屆最佳博碩士論文獎」:『碩士論文獎(應用組)佳作獎』;以及「國際工程與科技學會中華民國分會IET 109年度博碩士論文獎」:『碩士論文佳作獎
  12. 2019年指導博士班學生王子昀同學以博士論文「適用於生醫應用之低功耗可編程類比前端感測電路」榮獲「臺灣生醫電子工程協會最佳博士論文」之『優等獎』;榮獲IEEE Taipei Section 2018年『最佳博士論文獎』;以及榮獲臺灣電機電子工程學會TIEEE第八屆最佳博碩士論文獎:『博士論文佳作獎
  13. 2019年指導碩士班學生李浩宇同學以碩士論文「適用於生理訊號感測應用之旁通切換循序漸進式類比數位轉換器電路設計」榮獲「臺灣積體電路設計學會」107年度『最佳碩士論文獎』;以及榮獲IEEE Taipei Section 2018年『最佳碩士論文獎
  14. 2014年指導碩士班學生賴敏瑞同學以碩士論文「應用於生醫領域之高功率效能可重組化類比前端感測電路」榮獲「臺灣生醫電子工程協會最佳碩士論文」之『優等奬』。
學生獲得之晶片設計榮譽
  1. 2025年指導博士班與碩士班學生以「利用類比嵌入式快閃記憶體編程技術設計之全差動式類比數位轉換器之輸入驅動電」榮獲國研院台灣半導體研究中心『2025年度優良晶片特優設計奬』。
  2. 2024年指導碩士班學生以「具有三種模式之雙輸入單電感多輸出熱電能量擷取系統」榮獲國研院臺灣半導體研究中心『2024年度優良晶片優等設計奬』。
  3. 2024年指導碩士班學生以「可以串接實現深層神經網路之靜態隨機記憶體內認知運算陣列」榮獲國研院臺灣半導體研究中心『2024年度優良晶片優等設計奬』。
  4. 2023年指導碩士班學生以「適合感測邊緣應用於靜態隨機存取記憶體實現之可編程重組認知運算陣列」榮獲國研院臺灣半導體研究中心『2023年度優良晶片優等設計奬』。
  5. 2022年指導博士班與碩士班學生以「適用於生醫應用之可編程雙端轉單端電流自動調適之緩衝放大器」榮獲國研院臺灣半導體研究中心『2022年度優良晶片優等設計奬』。
  6. 2021年指導碩士班學生以「應用於深層腦刺激術並具電荷平衡功能及適應性輸入訊號之多通道雙相位電流模式電刺激器」榮獲國研院臺灣半導體研究中心『2021年度優良晶片優等設計奬』。
  7. 2019年指導碩士班學生以「使用動態鄰近比較器之逐漸逼近式類比數位轉換電路」榮獲國研院臺灣半導體研究中心『2019年度優良晶片特優設計奬』。
  8. 2018年指導碩士班學生以「用於生理訊號感測應用之雙通道可重組化低功耗類比前端電路」榮獲國家晶片系統設計中心『2018年度優良晶片優等設計奬』。
  9. 2018年指導碩士班學生以「低功耗可編程轉導電容濾波器電路設計」榮獲國家晶片系統設計中心『2018年度優良晶片優等設計奬』。
  10. 2017年指導碩士班學生以「可編程低功耗低電壓輸出線性穩壓器」榮獲國家晶片系統設計中心『2017年度優良晶片優等設計奬』。

期刊論文

  1. C.-W. Lin*, S.-Y. Peng, Y.-F. Liou, H.-A. Shih, W.-L. Hsu, S.-H. Huang, D.-J. Chang, Y.-D. Sung, “Design and Characterization of an LC-based Resonator Complementary Metal-oxide-semiconductor Circuitry for Noncontact Complex Dielectric Constant Sensor System,” Bulletin of the Chemical Society of Japan, vol. 98, no. 7, July 2025.
  2. K.-C. Wang, K.-C. Liu, P.-C. Yeh, S.-Y. Peng, Y. Tsao*, “TrustEMG-Net: Using Representation-Masking Transformer With U-Net for Surface Electromyography Enhancement,” in IEEE Journal of Biomedical and Health Informatics, vol. 29, no. 4, pp. 2506-2520, Apr. 2025.
  3. K.-C. Liu, S.-Y. Peng*, Y. Tsao, C.-Y. Liu, Z.-A. Chen, Z.-H. Han, W.-C. Chen, P.-Q. Hsieh, Y.-J. Li, Y.-J. Hsu, S.-N. Hsu, “A Cross-Modal Autoencoder for Contactless Electrocardiography Monitoring Using Frequency-Modulated Continuous Wave Radar,” in IEEE Sensors Journal vol. 24, no.24, pp. 41462 - 41473, Dec. 2024.
  4. Z.-J. Lo, T.-H. Hsu, H.-M. Yang, X.-Z. Li, W.-Z. Lai, R.-Y. Hung, Y.-J. Huang, S.-Y. Peng*, “A Power-Efficient Autonomous Current Adaptation ADC Input Driver,” in IEEE Transactions on Circuits and Systems--I: Regular Papers, vol. 71, no.8, pp. 3476-3488, Aug. 2024.
  5. S.-Y. Peng*, I.-C. Liu, Y.-H. Wu, T.-J. Lin, C.-J. Chen, X.-Z. Li, Y.-Q. Cheng, P.-H. Lin, K.-H. Hung, and Y. Tsao, “An SRAM-Based Reconfigurable Cognitive Computation Matrix for Sensor Edge Applications,” in IEEE Journal of Solid-State Circuits, vol. 59, no. 2, pp. 636-648, Feb. 2024.
  6. S.-Y. Peng*, H.-Y. Shih, and B. Nath, “A reconfigurable floating-gate-transistor- capacitor filter for analog signal processing,” in Microelectronics Journal, vol. 141, Nov. 2023.
  7. Z.-J. Lo, Y.-J. Huang, R.-Y. Hung, T.-H. Hsu, H.-M. Yang, X.-Z. Li, Y.-C. Wang, S.-Y. Peng*, “A transient-enhanced autonomous current adaptation buffer amplifier,” in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 70, no. 10, pp. 3727-3731, Oct. 2023.
  8. B. Nath, S.-Y. Peng*, Z.-J. Lo, Y.-H. Pai, Y.-T. Yeh, H.-H. Chang, Y.-C. Lu, S.-H. Huang, F.-C. Chang,, “A biphasic current-mode stimulator integrated circuit with a novel residual charge compensation mechanism,” in Integration, the VLSI Journal, vol. 91, pp. 79 - 88, July 2023.
  9. Z.-J. Lo, Y.-C. Wang, Y.-J. Huang, R.-Y. Hung, Y.-H. Wu, T.-Y. Wang, Y.-J. Huang, H.-C. Huang, Y.-C. Lu, S.-Y. Peng*, C.-Y. Chang, W.-S. Lai, Y.-J. Hsu, “A Reconfigurable Differential-to-Single-Ended Autonomous Current Adaptation Buffer Amplifier Suitable for Biomedical Applications,” in IEEE Transactions on Biomedical Circuits and Systems, vol. 15, no. 6, pp. 1405 - 1418, Dec. 2021.
  10. T.-Y. Wang, H.-Y. Li, Z.-Y. Ma, Y.-J. Huang, and S.-Y. Peng*, “A Bypass-Switching SAR ADC With a Dynamic Proximity Comparator for Biomedical Applications, in IEEE Journal of Solid-State Circuits, vol. 53, no. 6, pp. 1743-1754, June 2018.
  11. S.-Y. Peng*, Y.-H. Lee, T.-Y. Wang, H.-C. Huang, M.-R. Lai, C.-H. Lee, and Li-Han Liu, “A Power-Efficient Reconfigurable OTA-C Filter for Low-Frequency Biomedical Applications,” in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 65, no. 2, pp. 543-555, Feb. 2018.
  12. T.-Y. Wang*, S.-Y. Peng, Jennifer Hasler, A compact low-power algorithmic A/D converter implemented on a large scale FPAA chip,” in Analog Integrated Circuits and Signal Processing, vol. 94, no 1, pp. 65-74, Jan. 2018.
  13. C.-C. Wu, W.-Y. Chuang, C.-D. Wu, Y.-C. Su, Y.-Y. Huang, Y.-J. Huang, S.-Y. Peng, S.-A. Yu, C.-T. Lin, and S.-S. Lu, “A Self-Sustained Wireless Multi-Sensor Platform Integrated with Printable Organic Sensors for Indoor Environmental Monitoring,” in Sensors, 2017, 17, 715.
  14. T.-Y. Wang*, P.-K. Chang, H.-Y. Li, and S.-Y. Peng, A Power-Efficient Reconfigurable Amplifier with Crossed Cascode Self-Biasing,” in International Journal of Electronics Letters, vol. 5, no. 3, pp. 327–334, 2017.
  15. S.-Y. Peng*, L.-H. Liu, P.-K. Chang, T.-Y. Wang, and H.-Y. Li, A Power-Efficient Reconfigurable Output-Capacitor-Less Low-Drop-Out Regulator for Low-Power Analog Sensing Front-End,” in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 64, no. 6, pp. 1318-1327, June 2017.
  16. T.-Y. Wang, L.-H. Liu, and S.-Y. Peng*, A Power-Efficient Highly-Linear Reconfigurable Biopotential Sensing Amplifier Using Gate-Balanced Pseudo Resistors,” in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 62, no. 2, pp. 199-203, Feb. 2015.
  17. T.-Y. Wang, M.-R. Lai, C. M. Twigg, and S.-Y. Peng*, A Fully Reconfigurable Low-Noise Biopotential Sensing Amplifier with 1.96 Noise Efficiency Factor,” in IEEE Transactions on Biomedical Circuits and Systems, vol. 8, no. 3, pp. 411-422, June 2014.
  18. S.-Y. Peng*, M. S. Qureshi, P. E. Hasler, A. Basu, and F. L. Degertekin, “A Charge-Based Low-Power High-SNR Capacitive Sensing Interface Circuit,” in IEEE Transactions on Circuits and Systems I: Regular Papers, vol.55, no.7, pp. 1863-1872, 2008.
  19. S.-Y. Peng*, P. E. Hasler, D. V. Anderson, “An Analog Programmable Multidimensional Radial Basis Function Based Classifier,” in IEEE Transactions on Circuits and Systems I: Regular Papers, vol.54, no.10, pp.2148-2158, 2007.

國際研討會論文

  1. W.-L. Chen, C.-Y. Hsieh, Y.-H. Kao, K.-C. Liu, S.-Y. Peng, Y. Tsao*, “Transfer Learning for Keypoint Detection in Low-Resolution Thermal TUG Test Images, in Proc. 2025  IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS 2025), Bordeaux, France, April 28~30, 2025. (EI)
  2. Z.-J. Lo, Y.-W. Peng, M.-H. Tsai, S.-Y. Peng*, “An Eight-Channel Analog Front-End Circuitry for the Application of Neural Signal Sensing, in Proc. 2024 International Asia Pacific Conference on Circuits and Systems (APCCAS 2024), Taipei City, Taiwan, Nov. 7~9, 2024. (EI)
  3. Y.-E. Huang, S.-Y. Peng*, “A Current-Mode Electrical Stimulator with Charge Balance for Neural Stimulation Applications, in Proc. 2024 International Asia Pacific Conference on Circuits and Systems (APCCAS 2024), Taipei City, Taiwan, Nov. 7~9, 2024. (EI)
  4. I-C. Liu, C.-J. Chen, X.-Z. Li, Y.-Q. Cheng, C.-W. Huang, P.-H. Lin, H.-W. Pu, S.-Y. Peng*, Y. Tsao, The Multilayer Neural Network Implementation Using SRAM-Based Reconfigurable Cognitive Computation Matrices,” in Proc. 2024  IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS 2024), Abu Dhabi, UAE, April 22~25, 2024. (EI)
  5. Y.-T. Liu, K.-C. Wang, K.-C. Liu, S.-Y. Peng and Y. Tsao*, SDEMG: Score-Based Diffusion Model for Surface Electromyographic Signal Denoising,” in Proc. 2024  IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP 2024), Seoul, Korea, April 14~10, 2024. (EI)
  6. K.-C. Wang, K.-C. Liu, S.-Y. Peng and Y. Tsao*, ECG Artifact Removal from Single-Channel Surface EMG Using Fully Convolutional Networks,” in Proc. 2023  IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP 2024), Rhodes Island, Greece, June 4~10, 2023. (EI)
  7. X.-H. Yu, P.-W. Lin, C.-Y. Hsu, S. K. Yadav, Z.-J. Lo, and S.-Y. Peng*, An Integrated Circuit of A Cold Start-up Circuit for A Thermoelectric Energy Harvesting System,” in Proc. 2023 IEEE International Symposium on Circuits and Systems (ISCAS 2023), Monterey, California, USA, May 21~25, 2023. (EI)
  1. Z.-J. Lo, B. Nath, Y.-C. Wang, Y.-J. Huang, H.-C. Huang, and S.-Y. Peng*, A Floating-Gate-Based Four-Channel Reconfigurable Analog Front-End Integrated Circuit,” in Proc. 2021 IEEE International Symposium on Circuits and Systems (ISCAS 2021), Daedu, South Korea, May 22~29, 2021. (EI)
  2. H.-H. Chang*, Y.-C. Lu, S.-Y. Peng, “Deep Brain Stimulation of Multi-Channel Shape-Selection Current-Mode Functional Electrical Stimulator,” 2019 IEEE International Conference on Analog VLSI Circuits (AVIC 2019), Yilan, Taiwan, Oct. 28~30, 2019.
  3. P.-Q. Hsieh*, Z.-Y. Ma, G.-C. Fang, S.-Y. Peng, “A Calibration Method for Bypass-Switching SAR ADC by Using Self-Capacitor Array,” 2019 IEEE International Conference on Analog VLSI Circuits (AVIC 2019), Yilan, Taiwan, Oct. 28~30, 2019.
  4. Y.-T. Lo, S.-S. Wang, Y. Tsao, S.-Y. Peng*, A Pruned CELP Speech Codec Using Denoising Autoencoder with Spectral Compensation for Quality and Intelligibility Enhancement,” 2019 IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS 2019), Hsinchu, Taiwan, Mar. 18~20, 2019. (EI)
  5. C.-Y. Chiu*, and S.-Y. Peng, “A Single-Inductor-Multiple-Output Boost Converter for Thermoelectric Energy Harvesting with 280mV Cold-start, Maximum Power Point Tracking, and Buck-Boost Converter,” 2017 Taiwan and Japan Conference on Circuits and Systems (TJCAS 2017), Okayama, Japan, August 21~23, 2017.
  6. H.-Y. Li*, and S.-Y. Peng, "A Bypass-Switching SAR ADC with A Floating-Gate Dual-Core Comparator for Biomedical Application," 2017 Taiwan and Japan Conference on Circuits and Systems (TJCAS 2017), Okayama, Japan, August 21~23, 2017.
  7. T.-Y. Wang*, and S.-Y. Peng, "Power Efficient Highly Linear Class-AB Input/Output Buffer Amplifier with High Slew Rate," 2017 Taiwan and Japan Conference on Circuits and Systems (TJCAS 2017), Okayama, Japan, August 21~23, 2017.
  8. S.-N. Ting*, R.-M. Weng, S.-Y Peng, T.-Y. Wang, Y.-H. Li, K. Tang, H.-Y. Li, An 85 dB SNDR Third-Order ΔΣ Modulator for Audio Applications,” 2017 IEEE/SICE International Symposium on System Integration (SII 2017), Taipei, Taiwan, December 11~14, 2017. (EI)
  9. Y.-J. Huang, H.-C. Wu, P.-S. Chen, H.-T. Shen, S.-Y. Peng*, and C.-W. Lin, “A Non-Invasive Material Sensing System and Its Integrated Interface Circuits,” in Proc. 2017 IEEE International Symposium on Circuits and Systems (ISCAS 2017), Baltimore, USA, May 28~31, 2017, pp. 2815-2818. (EI)
  1. S.-Y. Peng*, H.-Y. Shih, and X. K. Sigalingging, “A Fully Reconfigurable Low-Power Floating-Gate Transistor-Capacitor Filter,” in Proc. 2015 IEEE Biomedical Circuits and Systems Conference (BioCAS 2015), Atlanta, U.S.A., Oct. 22~24, 2015, pp. 1-4. (EI)
  2. T.-Y. Wang, L.-H. Liu, and S.-Y. Peng*, “Linearity Efficiency Factor and Power-Efficient Operational Transconductance Amplifier in Subthreshold Operation,” in Proc. 2015 IEEE International Symposium on Circuits and Systems (ISCAS 2015), Lisbon, Portugal, May 24~27, 2015, pp. 2581-2584. (EI)
  3. T.-Y. Wang, M.-R. Lai, C. M. Twigg, and S.-Y. Peng*, A Fully Reconfigurable Low-Noise Biopotential Sensing Amplifier,” in Proc. 2013 IEEE Biomedical Circuits and Systems Conference (BioCAS 2013), Rotterdam, Netherlands, Oct. 31~Nov. 2, 2013, pp. 234-237. (EI)
  4.  S.-Y. Peng*, G. Gurun, C. M. Twigg, M. S. Qureshi, A. Basu, S. Brink, P. E. Hasler, F. L. Degertekin, “A Large-Scale Reconfigurable Smart Sensory Chip,” in IEEE International Symposium on Circuits and Systems (ISCAS 2009), Taipei City, Taiwan, May 2009. (EI) 
  5. G. Gurun*, M. S. Qureshi, M. Balantekin, R. Guldiken, J. Zahorian, S.-Y. Peng, A. Basu, M. Karaman, P. Hasler, L. Degertekin, “Front-end CMOS Electronics for Monolithic Integration with CMUT Arrays: Circuit Design and Initial Experimental Results,” in IEEE International Ultrasonics Symposium (IUS 2008), Beijing, China, Nov. 2008. (EI)
  6.  S.-Y. Peng*, B. A. Minch, P. E. Hasler, “Analog VLSI Implementation of Support Vector Machine Learning and Classification,” in IEEE International Symposium on Circuits and Systems (ISCAS 2008), Seattle, WA, 2008. (EI) 
  7. S.-Y. Peng*, Y. Tsao, P. E. Hasler, D. V. Anderson, “A Programmable Multi-Dimensional Radial Basis Function Based Classifier,” in IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP 2008), Las Vegas, NV, 2008. (EI
  8. F. L. Degertekin, P. Hasler, M. Balantekin, M. Karaman, A. Basu, R. Guldiken, G. Gurun, S.-Y. Peng, S. Qureshi, J. Zahorian, “Design Optimization and Integrated Electronics for Dual Electrode CMUTs,” in IEEE International Ultrasonics Symposium (IUS 2007), New York, NY, Oct. 2007. (EI
  9. S.-Y. Peng*, P. E. Hasler, D. V. Anderson, “A Programmable Analog Radial-Basis-Function Based Classifier,” VLSI-SoC 2007, Atlanta, GA, Oct. 2007. (EI
  10. S.-Y. Peng*, M. S. Qureshi, A. Basu, R. O. Guldiken, F. L. Degertekin, P. E. Hasler, “Floating-Gate Based CMUT Sensing Circuit Using Capacitive Feedback Charge Amplifier,” in IEEE International Ultrasonics Symposium (IUS 2006), Vancouver, BC, Canada, Oct. 2006. (EI) (Best Student Paper Award
  11. S.-Y. Peng*, M. S. Qureshi, A. Basu, P. E. Hasler, and F. L. Degertekin, “A Floating-Gate Based Low-Power Capacitive Sensing Interface Circuit,” in IEEE Custom Integrated Circuits Conference (CICC 2006), San Jose, CA, Sept. 2006. (EI
  12. S.-Y. Peng*, M. S. Qureshi, P. E. Hasler, N. A. Hall, and F. L. Degertekin, “High-SNR Capacitive Sensing Transducer,” in IEEE International Symposium on Circuits and Systems (ISCAS 2006), Island of Kos, Greece, May 2006. (EI
  13. S.-Y. Peng*, B. A. Minch, and P. Hasler, “A Programmable Floating-Gate Bump Circuit with Variable Width,” in IEEE International Symposium on Circuits and Systems (ISCAS 2005), Kobe, Japan, May, 2005. (EI)
發明專利
  1. 用於記憶體裝置的控制電路」,中華民國發明專利證書號:I887952B
  2. 認知計算裝置、輸入處理單元以及權重處理單元」,中華民國發明專利,申請日:2023/10/03
  3. 電荷補償裝置、電荷補償方法以及包括電荷補償裝置的電刺激產生系統」,中華民國發明專利證書號:I731756
  4.  “Dynamic current correlating circuit and its applied comparator and analog-to-digital converter,” U.S. Patent, US10439625B2.
  5. 動態電流關聯電路及其應用之比較器及類比數位轉換裝置」,中華民國發明專利證書號:I658701
  6. 穩壓器」,中華民國發明專利證書號:I574140
  7. Image sensing device, system and method thereof and charge sensing device,” U.S. Patent.
  8. 影像感測裝置、系統及其方法和電荷感測裝置」,中華民國發明專利證書號:I569644
  9.  “Dielectric Constant Measurement Circuit and Dielectric Constant Measurement Method,” U.S. Patent.
  10. 具非揮發性記憶體之串並列傳輸介面電路」,中華民國發明專利證書號:I616756
  11. 圖像感測裝置、系統及其方法和電荷感測裝置」,中國大陸發明專利證書號:   106067952 B
  12. 介電常數量測電路及介電常數量測方法」,中華民國發明專利證書號:I495881
  13. 轉導放大器、轉導電容濾波器以及可編程重組之高階濾波器」,中華民國發明專利 證書號:I527369
  14.  “Operational transconductance amplifier, operational transconductance amplifier-capacitor filter and high order reconfigurable analog filter,U.S. Patent.
  15. 轉導放大器、可編程重組之全差動電壓感測放大器以及可編程重組之全差動電容感測放大器」,中華民國發明專利證書號:I531159 
  16.  “Operational transconductance amplifier, reconfigurable fully differential voltage sensing amplifier and reconfigurable fully differential capacitive sensing amplifier,” U.S. Patent.
  17.  “Serial-Parallel Interface Circuit with Nonvolatile Memory,” U.S. Patent. 
BACK